

**SNS COLLEGE OF TECHNOLOGY, COIMBATORE – 641035**

**(AN AUTONOMOUS INSTITUTION)**

**REGULATION – 2016**

**CHOICE BASED CREDIT SYSTEM**

**SUGGESTED CURRICULA I – IV SEMESTERS**

**AND**

**SYLLABI I – IV SEMESTERS**

**M. E. VLSI DESIGN**

**SEMESTER I**

<b>S.NO.</b>	<b>COURSE CODE</b>	<b>COURSE TITLE</b>	<b>CAT</b>	<b>CONTACT PERIODS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>	<b>PRE-REQUISITES</b>
<b>THEORY</b>									
1.	16MA605	Applied Mathematics for Electronics Engineers	FC	4	3	1	0	4	-
2.	16VL601	Advanced Digital System Design	PC	4	3	1	0	4	-
3.	16VL602	Computer Aided Design for VLSI Circuits	PC	4	3	1	0	4	-
4.	16VL603	Design of Semiconductor Memories	PC	3	3	0	0	3	-
5.	16VL604	DSP Integrated Circuits	PC	3	3	0	0	3	-
6.		Elective-I	PE	3	3	0	0	3	-
<b>PRACTICAL</b>									
7.	16VL605	VLSI design- I Laboratory	PC	2	0	0	2	1	-
8.	16VL606	Industrial Training I	EEC	2	0	0	2	1	-
<b>TOTAL</b>				<b>25</b>	<b>18</b>	<b>3</b>	<b>4</b>	<b>23</b>	

### SEMESTER II

S.NO.	COURSE CODE	COURSE TITLE	CAT	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
<b>THEORY</b>									
1.	16VL 607	Analog VLSI Design	PC	4	3	1	0	4	-
2.	16VL 608	Testing of VLSI Circuits	PC	4	3	1	0	4	-
3.	16VL609	Device Modeling	PC	3	3	0	0	3	-
4.		Elective-II	PE	3	3	0	0	3	-
5.		Elective-III	PE	3	3	0	0	3	-
<b>PRACTICAL</b>									
7.	16VL610	VLSI design- II Laboratory	PC	2	0	0	2	1	-
8.	16VL611	Industrial Training II	EEC	2	0	0	2	1	-
<b>TOTAL</b>				<b>21</b>	<b>15</b>	<b>2</b>	<b>4</b>	<b>19</b>	

### SEMESTER III

S.NO.	COURSE CODE	COURSE TITLE	CAT	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
<b>THEORY</b>									
1.		Elective-IV	PE	3	3	0	0	3	-
2.		Elective-V	PE	3	3	0	0	3	-
3.		Open Elective	OE	3	3	0	0	3	-
<b>PRACTICAL</b>									
4.	16VL701	Technical Seminar & Research Methodology	EEC	2	0	0	2	1	-
5.	16VL702	Project Phase-I	EEC	12	0	0	12	6	-
<b>TOTAL</b>				<b>23</b>	<b>9</b>	<b>0</b>	<b>14</b>	<b>16</b>	

### SEMESTER IV

S.NO.	COURSE CODE	COURSE TITLE	CAT	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
<b>THEORY</b>									
1.	16VL703	Project Phase-II	EEC	24	0	0	24	12	-
<b>TOTAL</b>				<b>24</b>	<b>0</b>	<b>0</b>	<b>24</b>	<b>12</b>	

**TOTAL CREDITS OF THE PROGRAMME : 70**

**FOUNDATION COURSE (FC)**

S.NO.	COURSE CODE	COURSE TITLE	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
1.	16MA605	Applied Mathematics for Electronics Engineers	4	3	1	0	4	-
<b>TOTAL</b>				3	1	0	4	

**PROFESSIONAL CORE (PC)**

S.NO.	COURSE CODE	COURSE TITLE	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
1.	16VL601	Advanced Digital System Design	4	3	1	0	4	-
2.	16VL602	Computer Aided Design for VLSI Circuits	4	3	1	0	4	-
3	16VL603	Design of Semiconductor Memories	3	3	0	0	3	-
4	16VL604	DSP Integrated Circuits	3	3	0	0	3	-
5	16VL607	Analog VLSI Design	4	3	1	0	4	-
6	16VL608	Testing of VLSI Circuits	4	3	1	0	4	-
7	16VL609	Device modeling	3	3	0	0	3	-
<b>PRACTICAL</b>								
8	16VL605	VLSI design- I Laboratory	2	0	0	2	1	
9	16VL610	VLSI design- II Laboratory	2	0	0	2	1	
<b>TOTAL</b>				12	4	4	27	

**PROFESSIONAL ELECTIVES (PE)**

S.NO.	COURSE CODE	COURSE TITLE	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
1.	16VL612	Reconfigurable computing	3	3	0	0	3	-
2.	16VL613	VLSI Architecture for Image and Video Processing	3	3	0	0	3	-

3.	16VL614	Hardware Description Language	3	3	0	0	3	-
4.	16VL615	Digital VLSI Design	3	3	0	0	3	-
5.	16VL616	Embedded System Design	3	3	0	0	3	-
6.	16VL617	Designing with CPLD and FPGA	3	3	0	0	3	-
7.	16VL618	IP based VLSI Design	3	3	0	0	3	-
8.	16VL619	System on chip	3	3	0	0	3	-
9.	16VL620	DSP Processors Architecture and Programming	3	3	0	0	3	-
10.	16VL621	RF VLSI DESIGN	3	3	0	0	3	-
11.	16VL622	VLSI For Wireless Communication	3	3	0	0	3	-
12.	16VL623	Nanotechnology	3	3	0	0	3	-
13.	16VL624	Security solutions in VLSI	3	3	0	0	3	-
14.	16VL625	ASIC and FPGA Design	3	3	0	0	3	-
15.	16VL626	Signal integrity for high speed devices	3	3	0	0	3	-
16.	16VL710	VLSI technology	3	3	0	0	3	-
17.	16VL711	Physical Design Of VLSI circuits	3	3	0	0	3	-
18.	16VL712	Analysis and Design of Analog Integrated Circuits	3	3	0	0	3	-
19.	16VL713	CMOS Mixed Signal Circuit Design	3	3	0	0	3	-
20.	16VL714	Power Efficient VLSI Design	3	3	0	0	3	-
		TOTAL	15	15	0	0	15	

#### EMPLOYABILITY ENHANCEMENT COURSES (EEC)

S.NO.	COURSE CODE	COURSE TITLE	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
1	16VL606	Industrial Training I	2	0	0	2	1	-
2	16VL611	Industrial Training II	2	0	0	2	1	-

3	16VL701	Technical Seminar & Research Methodology	2	0	0	2	1	-
4	16VL702	Project Phase-I	12	0	0	12	6	-
5	16VL703	Project Phase-II	24	0	0	24	12	-
TOTAL				0	0	42	21	

### OPEN ELECTIVE OFFERED TO OTHER PG PROGRAMMES

S.NO.	COURSE CODE	COURSE TITLE	CONTACT PERIODS	L	T	P	C	PRE-REQUISITES
1.	16VL001	MEMS and its Applications	3	3	0	0	3	-
2.	16VL002	Bluetooth Technology	3	3	0	0	3	-
3.	16VL003	Multi core processor and systems	3	3	0	0	3	-
4.	16VL004	VLSI Design Techniques	3	3	0	0	3	-
5.	16VL005	Internet of Things	3	3	0	0	3	-
TOTAL			3	3	0	0	3	

S.No.	SUBJECT AREA	Credits Per Semester				Total Credits
		I	II	III	IV	
1	FC	4				4
2	PC	15	12			27
3	PE	3	6	6		15
4	OE			3		3
5	EEC	1	1	7	12	21
<b>TOTAL</b>		<b>23</b>	<b>19</b>	<b>16</b>	<b>12</b>	<b>70</b>

## FOUNDATION COURSE (FC)

<b>16MA605</b>	<b>APPLIED MATHEMATICS FOR ELECTRONICS ENGINEERS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>1</b>	<b>0</b>	<b>4</b>

<b>UNIT I</b>	<b>FUZZY LOGIC</b>	<b>9+3</b>
Classical logic – Multivalued logics – Fuzzy propositions – Fuzzy quantifiers.		

<b>UNIT II</b>	<b>MATRIX THEORY</b>	<b>9+3</b>
Some important matrix factorizations – The Cholesky decomposition – QR factorization – Least squares method – Singular value decomposition - Toeplitz matrices and some applications.		

<b>UNIT III</b>	<b>ONE DIMENSIONAL RANDOM VARIABLES</b>	<b>9+3</b>
Random variables - Probability function – moments – moment generating functions and their properties – Binomial, Poisson, Geometric, Uniform, Exponential, Gamma and Normal distributions – Function of a Random Variable.		

<b>UNIT IV</b>	<b>DYNAMIC PROGRAMMING</b>	<b>9+3</b>
Dynamic programming – Principle of optimality – Forward and backward recursion – Applications of dynamic programming – Problem of dimensionality.		

<b>UNIT V</b>	<b>QUEUEING MODELS</b>	<b>9+3</b>
Poisson Process – Markovian queues – Single and Multi-server Models – Little’s formula - Machine Interference Model – Steady State analysis – Self Service queue.		

<b>L: 45 T:15</b>	<b>TOTAL : 60 PERIODS</b>
-------------------	---------------------------

<b>REFERENCES</b>	
1.	George.J. Klir and Yuan, B., Fuzzy sets and fuzzy logic, Theory and applications, Prentice Hall of India Pvt. Ltd., 2011-[Unit-I].
2.	Moon, T.K., Sterling, W.C., Mathematical methods and algorithms for signal processing, Pearson Education, 2007-[Unit-II].
3.	Richard Johnson, Miller & Freund’s Probability and Statistics for Engineers, 8 <sup>th</sup> Edition, Prentice – Hall of India, Private Ltd., New Delhi (2011)-[Unit-III].
4.	Taha,H.A.OperationsResearch:AnIntroduction,NinthEdition,PearsonEducation Edition,Asia,NewDelhi, 2011-[Unit-IV].
5.	Donald Gross and Carl M. Harris, Fundamentals of Queueing theory, 3rd edition, John Wiley and Sons, New York (2011 Reprint)-[Unit-V].

**PROFESSIONAL CORE (PC)**

<b>16VL601</b>	<b>ADVANCED DIGITAL SYSTEM DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>1</b>	<b>0</b>	<b>4</b>

<b>UNIT I</b>	<b>SEQUENTIAL CIRCUIT DESIGN</b>	<b>9+3</b>
Analysis of clocked synchronous sequential circuits and modeling- State diagram, state table, state table assignment and reduction-Design of synchronous sequential circuit- design of iterative circuits-ASM chart and realization using ASM.		

<b>UNIT II</b>	<b>ASYNCHRONOUS SEQUENTIAL CIRCUIT DESIGN</b>	<b>9+3</b>
Analysis of asynchronous sequential circuit – flow table reduction-races-state assignment-transition table and problems in transition table- design of asynchronous sequential circuit-Static, dynamic and essential hazards – data synchronizers – mixed operating mode asynchronous circuits – designing vending machine controller.		

<b>UNIT III</b>	<b>FAULT DIAGNOSIS AND TESTABILITY ALGORITHMS</b>	<b>9+3</b>
Fault table method-path sensitization method – Boolean difference method-D algorithm - Tolerance techniques – The compact algorithm – Fault in PLA – Test generation-DFT schemes – Built in self test.		

<b>UNIT IV</b>	<b>SYNCHRONOUS DESIGN USING PROGRAMMABLE DEVICES</b>	<b>9+3</b>
Programming logic device families – Designing a synchronous sequential circuit using PLA/PAL – Realization of finite state machine using PLD – FPGA – Xilinx FPGA-Xilinx 4000.		

<b>UNIT V</b>	<b>SYSTEM DESIGN USING VHDL</b>	<b>9+3</b>
VHDL operators – Arrays – concurrent and sequential statements – packages- Data flow – Behavioral – structural modeling – compilation and simulation of VHDL code –Test bench - Realization of combinational and sequential circuits using HDL – Registers – counters – sequential machine – serial adder – Multiplier- Divider – Design of simple microprocessor.		

<b>L: 45 T:15</b>		<b>TOTAL : 60 PERIODS</b>	
-------------------	--	---------------------------	--

<b>REFERENCES</b>	
1.	Charles H.RothJr “Fundamentals of Logic Design” Thomson Learning 2005.[Unit I,II]
2.	Nripendra N Biswas “Logic Design Theory” Prentice Hall of India,2001. [Unit II,IV]
3.	ParagK.Lala “Fault Tolerant and Fault Testable Hardware Design” BS Publications,2002. [Unit III]
4.	Parag K.Lala “Digital system Design using PLD” B S Publications,2003. [Unit IV]
5.	Charles H Roth Jr.”Digital System Design using VHDL” Thomson learning, 2004. [Unit V]

<b>16VL602</b>	<b>COMPUTER AIDED DESIGN FOR VLSI CIRCUITS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>1</b>	<b>0</b>	<b>4</b>

<b>UNIT I</b>	<b>VLSI DESIGN METHODOLOGIES</b>	<b>9+3</b>
Introduction to VLSI Design methodologies - Review of Data structures and algorithms - Review of VLSI Design automation tools - Algorithmic Graph Theory and Computational Complexity - Tractable and Intractable problems - general purpose methods for combinatorial optimization.		

<b>UNIT II</b>	<b>DESIGN RULES</b>	<b>9+3</b>
Layout Compaction - Design rules - problem formulation - algorithms for constraint graph compaction - Placement and Partitioning - Circuit representation - Placement algorithms – partitioning.		

<b>UNIT III</b>	<b>FLOOR PLANNING</b>	<b>9+3</b>
Floor planning concepts - shape functions and floor plan sizing - Types of local routing problems - Area routing - channel routing - global routing - algorithms for global routing.		

<b>UNIT IV</b>	<b>SIMULATION</b>	<b>9+3</b>
Simulation - Gate-level modeling and simulation - Switch-level modeling and simulation - Combinational Logic Synthesis - Binary Decision Diagrams - Two Level Logic Synthesis.		

<b>UNIT V</b>	<b>MODELLING AND SYNTHESIS</b>	<b>9+3</b>
High level Synthesis - Hardware models - Internal representation - Allocation - assignment and scheduling - Simple scheduling algorithm - Assignment problem - High level transformations.		

<b>L: 45 T:15</b>	<b>TOTAL : 60 PERIODS</b>
-------------------	---------------------------

<b>REFERENCES</b>	
1.	S.H. Gerez, "Algorithms for VLSI Design Automation", John Wiley & Sons, 2002. [Unit I-V]
2.	N.A. Sherwani, "Algorithms for VLSI Physical Design Automation", 3 <sup>rd</sup> edition., 2005, Springer International Edition. [Unit III]
3.	Christophn Meinel & Thorsten Theobold, "Algorithm and Data Structures for VLSI Design", KAP, 2002. [Unit II ,III]
4.	Rolf Drechsheler: "Evolutionary Algorithm for VLSI", second edition. [Unit II,III]
5.	Trim burger, "Introduction to CAD for VLSI", Kluwer Academic Publisher, 2002. [Unit I]

<b>16VL603</b>	<b>DESIGN OF SEMICONDUCTOR MEMORIES</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>RANDOM ACCESS MEMORY TECHNOLOGIES</b>	<b>9+3</b>
<p>Static Random Access Memories (SRAMs): SRAM Cell Structures-MOS SRAM Architecture-MOS SRAM Cell and Peripheral Circuit Operation-Bipolar SRAM Technologies - Application Specific SRAMs. Dynamic Random Access Memories (DRAMs): DRAM Technology Development-CMOS DRAMs-DRAMs Cell Theory and Advanced Cell Structures- BiCMOS , DRAMs-Soft Error Failures in DRAMs - Application, Specific DRAMs.</p>		

<b>UNIT II</b>	<b>NONVOLATILE MEMORIES</b>	<b>9+3</b>
<p>Masked Read-Only Memories (ROMs)-Programmable Read-Only Memories (PROMs)-Bipolar PROMs-CMOS PROMs-Erasable (UV) - Programmable Read-Only Memories (EPROMs)-Floating-Gate EPROM Cell-One-Time Programmable (OTP) EPROMs-Electrically Erasable PROMs (EEPROMs)-EEPROM Technology And Architecture-Nonvolatile SRAM-Flash Memories (EPROMs or EEPROM)-Advanced Flash Memory Architecture.</p>		

<b>UNIT III</b>	<b>MEMORY FAULT MODELING, MEMORY DESIGN FOR TESTABILITY AND FAULT TOLERANCE</b>	<b>9+3</b>
<p>RAM Fault Modeling, Electrical Testing, Pseudo Random Testing-Megabit DRAM Testing-Nonvolatile Memory Modeling and Testing-IDDQ Fault Modeling and Testing-Application Specific Memory Testing.</p>		

<b>UNIT IV</b>	<b>RELIABILITY AND RADIATION EFFECTS</b>	<b>9+3</b>
<p>General Reliability Issues-RAM Failure Modes and Mechanism-Nonvolatile Memory Reliability-Reliability Modeling and Failure Rate Prediction-Design for Reliability-Reliability Test Structures-Reliability Screening and Qualification.</p>		

<b>UNIT V</b>	<b>PACKAGING TECHNOLOGIES</b>	<b>9+3</b>
<p>Ferroelectric Random Access Memories (FRAMs)-Gallium Arsenide (GaAs) FRAMs-Analog Memories-Magneto resistive. Random Access Memories (MRAMs)-Experimental Memory Devices. Memory Hybrids and MCMs (2D)-Memory Stacks and MCMs (3D)-Memory MCM Testing and Reliability Issues-Memory Cards-High Density Memory Packaging Future Directions.</p>		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	Ashok K.Sharma, "Semiconductor Memories Technology, Testing and Reliability", Prentice-Hall of India Private Limited, New Delhi, 2004. [Unit

	I,II,III,IV,V]
2.	TegzeP.Haraszti, “CMOS Memory Circuits”, Kluwer Academic publishers, 2001. [ Unit I – III]
3.	Betty Prince, “ Emerging Memories: Technologies and Trends”, Kluwer Academic publishers, 2002[Unit II,III ]

<b>16VL604</b>	<b>DSP INTEGRATED CIRCUITS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>DSP INTEGARTED CIRCUITS AND VLSI CIRCUIT TECHNOLOGIES</b>	<b>9</b>
Standard Digital Signal Processors, Application specific IC’s for DSP, DSP systems, DSP system design, Integrated circuit design. MOS transistors, MOS logic, VLSI process technologies, Trends in CMOS technologies.		

<b>UNIT II</b>	<b>DIGITAL SIGNAL PROCESSING</b>	<b>9</b>
Digital signal processing, Sampling of analog signals, Selection of sample frequency, Signal-processing systems, Frequency response, Transfer functions, Signal flow graphs, Filter structures, Adaptive DSP algorithms, DFT-The Discrete Fourier Transform, FFT-The Fast Fourier Transform Algorithm, Image coding, Discrete cosine transforms.		

<b>UNIT III</b>	<b>DIGITAL FILTERS AND FINITE WORD LENGTH EFFECTS</b>	<b>9</b>
FIR filters, FIR filter structures, FIR chips, IIR filters, Specifications of IIR filters, Mapping of analog transfer functions, Mapping of analog filter structures, Multirate systems, Interpolation with an integer factor L, Sampling rate change with a ratio L/M, Multirate filters. Finite word length effects.		

<b>UNIT IV</b>	<b>SYNTHESIS OF DSP ARCHITECTURES</b>	<b>9</b>
Multiprocessors and multicomputer, Systolic and Wave front arrays, Shared memory architectures. Mapping of DSP algorithms onto hardware, Implementation based on complex PEs, Shared memory architecture with Bit – serial PEs.		

<b>UNIT V</b>	<b>ARITHMETIC UNITS AND INTEGRATED CIRCUIT DESIGN</b>	<b>9</b>
Conventional number system, Redundant Number system, Residue Number System, Bit-parallel and Bit-Serial arithmetic, Basic shift accumulator, Reducing the memory size, Complex multipliers, Improved shift-accumulator. Layout of VLSI circuits, FFT processor, DCT processor and Interpolator as case studies.		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	A.V.Oppenheim et.al, “Discrete-time Signal Processing”, Pearson Education, 2000. [Unit II, III]
2.	Emmanuel C. Ifeachor, Barrie W. Jervis, “Digital signal processing – A practical approach”, Second Edition, Pearson Education, Asia. [Unit II, III]
3.	KeshabK.Parhi, “VLSI Digital Signal Processing Systems design and Implementation”, John Wiley & Sons, 1999. [Unit IV, V]
4.	Lars Wanhammer, “DSP Integrated Circuits”, 1999 Academic press, New York [Unit I, II, III, IV, V]

<b>16VL607</b>	<b>ANALOG VLSI DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>1</b>	<b>0</b>	<b>4</b>

<b>UNIT I</b>	<b>ANALOG CIRCUIT BUILDING BLOCKS</b>	<b>9+3</b>
Switches, active resistors - Current sources and sinks - Current mirrors/amplifiers - Voltage and current references, Comparator, Multiplier.		

<b>UNIT II</b>	<b>AMPLIFIERS</b>	<b>9+3</b>
MOS and BJT inverting amplifier - Improving performance of inverting amplifier - CMOS and BJT differential amplifiers - Characterization of Op-Amp - The BJT two stage op-amp - The CMOS two stage op-amp -Op-amps with output stage, Folded Cascode op-amp, Trans conductance Amplifier.		
<b>FILTERS</b>		
Low pass filters - High pass filters – Band Pass filters – Phase Locked Loops.		

<b>UNIT III</b>	<b>DATA CONVERTER FUNDAMENTALS</b>	<b>9+3</b>
Ideal A/D and D/A converters, Quantization noise, Signed codes, Performance limitations		

<b>UNIT IV</b>	<b>D/A AND A/D CONVERTERS</b>	<b>9+3</b>
D/A converter: Current scaling, Voltage scaling and Charge scaling D/A converters - Serial D/A converters - Serial A/D converters, Parallel - High performance A/D converters.		

<b>UNIT V</b>	<b>LAYOUT ISSUES</b>	<b>9+3</b>
CMOS design rules - layout of CMOS - BJT- Capacitors – Resistors - Mixed layout issues: Floor planning, power supply & ground, fully differential matching, Guard rings and shielding.		

<b>L: 45 T:15</b>	<b>TOTAL : 60 PERIODS</b>
-------------------	---------------------------

<b>REFERENCES</b>	
1.	Randall L Geiger, Phillip E Allen and Noel R Strader, "VLSI Design Techniques for Analog and Digital Circuits", McGraw Hill, International Edition, 1990. [Unit I, II, III, IV]
2.	Jose E Franca HannisTsvividis, "Design of Analog - Digital VLSI Circuits for Telecommunication and Signal Processing", Prentice Hall, International Edition, 2002. [Unit II]
3.	David A Johns and Ken Martin, "Analog Integrated Circuit Design", John Wiley and Sons, 2002. [Unit I]
4.	Phillip Allen and Douglas Holberg, "CMOS Analog Circuit Design", Oxford University Press, 2000. [Unit V]
5.	Benhard Razavi, "Data Converters", Kluwer Publishers, 2000. [Unit IV]

<b>16VL608</b>	<b>TESTING OF VLSI CIRCUITS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>1</b>	<b>0</b>	<b>4</b>

<b>UNIT I</b>	<b>BASICS OF TESTING AND FAULT MODELING</b>	<b>9+3</b>
Introduction to testing – Faults in Digital Circuits – Modeling of faults – Logical Fault Models – Fault detection – Fault Location – Fault dominance – Logic simulation – Types of simulation – Delay models – Gate Level Event – driven simulation.		

<b>UNIT II</b>	<b>TEST GENERATION FOR COMBINATIONAL AND SEQUENTIAL CIRCUITS</b>	<b>9+3</b>
Test generation for combinational logic circuits – Testable combinational logic circuit design – Test generation for sequential circuits – design of testable sequential circuits.		

<b>UNIT III</b>	<b>DESIGN FOR TESTABILITY</b>	<b>9+3</b>
Design for Testability – Ad-hoc design – generic scan based design – classical scan based design – system level DFT approaches.		

<b>UNIT IV</b>	<b>SELF – TEST AND TEST ALGORITHMS</b>	<b>9+3</b>
Built-In self Test – test pattern generation for BIST – Circular BIST – BIST Architectures – Testable Memory Design – Test Algorithms – Test generation for Embedded RAMs.		

<b>UNIT V</b>	<b>FAULT DIAGNOSIS</b>	<b>9+3</b>
Logical Level Diagnosis – Diagnosis by UUT reduction – Fault Diagnosis for Combinational Circuits – Self-checking design – System Level Diagnosis.		

<b>L: 45 T:15</b>	<b>TOTAL : 60 PERIODS</b>
-------------------	---------------------------

<b>REFERENCES</b>	
1.	M.Abramovici, M.A.Breuer and A.D. Friedman, “Digital systems and Testable Design”, Jaico Publishing House, 2002. [Unit I,II,III,IV,V].
2.	P.K. Lala, “Digital Circuit Testing and Testability”, Academic Press, 2002. [Unit I, II, III]
3.	M.L.Bushnell and V.D.Agrawal, “Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits”, Kluwer Academic Publishers, 2002. [Unit I, II, III]
4.	A.L.Crouch, “Design Test for Digital IC’s and Embedded Core Systems”, Prentice Hall International, 2002. [Unit I,II]

<b>16VL609</b>	<b>DEVICE MODELING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>SEMICONDUCTOR PHYSICS</b>	<b>9</b>
Quantum Mechanical Concepts- Carrier Concentration- Transport Equation- Mobility and Resistivity- Carrier diffusion- Carrier Generation and Recombination- Continuity equation- Tunneling and High field effects- Ideal diode current equation.		

<b>UNIT-II</b>	<b>DIODE MODELING</b>	<b>9</b>
Static, Small signal and Large signal models of PN junction Diode-SPICE model for a Diode- Temperature and Area effects on Diode Model Parameters		

<b>UNIT-III</b>	<b>BIPOLAR DEVICE MODELING</b>	<b>9</b>
Transistor Action-Terminal currents - Switching- Static, Small signal and Large signal Eber-Moll models of BJT- Gummel Poon Model- SPICE modeling - temperature and area effects.		

<b>UNIT-IV</b>	<b>MOSFET MODELING</b>	<b>9</b>
MOS Transistor – NMOS- PMOS – MOS Device equations - Threshold Voltage – Second order effects - Temperature Short Channel and Narrow Width Effect- Models for Enhancement- Depletion Type MOSFET- MOS Models in SPICE.		

<b>UNIT-V</b>	<b>OPTOELECTRONIC DEVICE MODELING</b>	<b>9</b>
Static and Dynamic Models - Rate Equations - Numerical Technique - Equivalent Circuits - Modeling of LEDs - Laser Diode and Photo detectors.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. KiatSeng Yeo, Samir S.Rofail, Wang-Ling Gob, “CMOS / BiCMOS ULSI – Low Voltage, Low Power”, Person education, Low price edition, 2003.[Unit II,IV]</li> <li>2. Sze S.M. “Semiconductor Devices - Physics and Technology”, John Wiley and sons, 1985.[Unit I,V]</li> <li>3. Giuseppe Massobrio and Paolo Antogentti, “Semiconductor Device Modeling with SPICE” Second Edition, McGraw-Hill Inc, New York, 1993.[ Unit II,IV]</li> <li>4. Neil H.E. Weste and Kamran Eshraghian, “Principles of CMOS VLSI Design”, Pearson Education ASIA, 2<sup>nd</sup> edition, 2000. [Unit III]</li> </ol>

<b>16VL605</b>	<b>VLSI DESIGN- I LABORATORY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>0</b>	<b>0</b>	<b>2</b>	<b>1</b>

<b>Sl.No</b>	<b>List of the experiments</b>
<b>1.</b>	Modeling of Combinational Digital system using VHDL.
<b>2.</b>	Modeling of Combinational Digital system using Verilog.
<b>3.</b>	Modeling of Sequential Digital system using VHDL.
<b>4.</b>	Modeling of Sequential Digital system using Verilog.
<b>5.</b>	Design and Implementation of ALU using FPGA.
<b>6.</b>	Simulation of NMOS and CMOS circuits using CADENCE
<b>7.</b>	Implementation of MAC Unit using FPGA

<b>P:30</b>	<b>T:0</b>	<b>T: 30 PERIODS</b>
-------------	------------	----------------------

<b>SOFTWARE/HARDWARE REQUIRED</b>
<ol style="list-style-type: none"> <li>1. XILINX/ALTERA.</li> <li>2. CADENCE/TANNER/MENTOR GRAPHICS.</li> </ol>

<b>16VL610</b>	<b>VLSI DESIGN- II LABORATORY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>0</b>	<b>0</b>	<b>2</b>	<b>1</b>

<b>Sl.No</b>	<b>List of the experiments</b>
<b>1.</b>	Implementation of 8 Bit ALU in FPGA / CPLD.
<b>2.</b>	Implementation of 4 Bit Sliced processor in FPGA / CPLD.
<b>3.</b>	Design and Implementation of the following adders using FPGA <ul style="list-style-type: none"> <li>• Ripple carry adder</li> <li>• Carry save adder</li> <li>• Carry look ahead adder</li> <li>• Carry bypass adder</li> <li>• Carry select adder</li> </ul>
<b>4.</b>	Design and Implementation of the following multiplier using FPGA. <ul style="list-style-type: none"> <li>• Array multiplier</li> <li>• Booth multiplier</li> <li>• Wallace multiplier</li> <li>• Baugh wooley multiplier</li> </ul>
<b>5.</b>	Simulation of the following circuits using CADENCE <ul style="list-style-type: none"> <li>• Transmission gate</li> <li>• Pass transistor logic(NAND,NOR)</li> <li>• Domino logic (NAND,NOR)</li> <li>• D latch</li> <li>• Current mirror</li> <li>• Differential pair</li> </ul>
<b>6.</b>	Design and Implementation of the following adders using CADENCE <ul style="list-style-type: none"> <li>• Full adder(8T,10T,12T,16T)</li> </ul>

**P:30 T:0 T: 30 PERIODS**

<b>SOFTWARE/HARDWARE REQUIRED</b>
<p>1.XILINX/ALTERA. 2.CADENCE/TANNER/MENTOR GRAPHICS.</p>

**PROFESSIONAL ELECTIVES (PE)**

<b>16VL612</b>	<b>RECONFIGURABLE COMPUTING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>DEVICE ARCHITECTURE</b>	<b>9</b>
General Purpose Computing Vs Reconfigurable Computing – Simple Programmable Logic Devices – Complex Programmable Logic Devices – FPGAs– Device Architecture - Case Studies.		

<b>UNIT-II</b>	<b>RECONFIGURABLE COMPUTING ARCHITECTURES AND SYSTEMS</b>	<b>9</b>
Reconfigurable Processing Fabric Architectures – RPF Integration into Traditional Computing Systems – Reconfigurable Computing Systems – Case Studies – Reconfiguration Management.		

<b>UNIT-III</b>	<b>PROGRAMMING RECONFIGURABLE SYSTEMS</b>	<b>9</b>
Compute Models - Programming FPGA Applications in HDL – Compiling C for Spatial Computing –Operating System Support for Reconfigurable Computing		

<b>UNIT-IV</b>	<b>MAPPING DESIGNS TO RECONFIGURABLE PLATFORMS</b>	<b>9</b>
The Design Flow - Technology Mapping – FPGA Placement and Routing – Configuration Bitstream Generation – Case Studies with Appropriate Tools.		

<b>UNIT-V</b>	<b>APPLICATION DEVELOPMENT WITH FPGA</b>	<b>9</b>
Case Studies of FPGA Applications – System on a Programmable Chip (SoPC) Designs.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
1.Maya B. Gokhale and Paul S. Graham, “Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays”, Springer, 2005.
2.Scott Hauck and Andre Dehon (Eds.), “Reconfigurable Computing – The Theory and

Practice of FPGA-Based Computation”, Elsevier / Morgan Kaufmann, 2008.

3.ChristopheBobda, “Introduction to Reconfigurable Computing – Architectures, Algorithms and Applications”, Springer, 2010.

<b>16VL613</b>	<b>VLSI ARCHITECTURE FOR IMAGE AND VIDEO PROCESSING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>IMAGE PROCESSING ALGORITHMS</b>	<b>9</b>
Introduction – Image Processing Tasks- Low level Image Processing Operations – Description of some intermediate level operations –Requirements for Image processor architecture.		

<b>UNIT-II</b>	<b>IMAGE PROCESSING ARCHITECTURES AND PIPELINED LOW LEVEL IMAGE PROCESSING</b>	<b>9</b>
Classification of Architectures – Uni and Multi processors – MIMD systems – SIMD systems – Pipelines – Devices for cellular logic processing – Design aspects of real time low level image processors –Design method for special architectures.		

<b>UNIT-III</b>	<b>PIPELINED ARCHITECTURES &amp; 2D AND 3D IMAGE PROCESSING ARCHITECTURES</b>	<b>9</b>
Architecture of a cellular logic processing element – Second decomposition in datapath and control – Real time pipeline for low level image processing – Design aspects of Image Processing architectures – Implementation of Low level 2D and 3D and Intermediate level algorithms.		

<b>UNIT-IV</b>	<b>VIDEO PROCESSING ALGORITHMS</b>	<b>9</b>
Motion Estimation Algorithms – Complexity Analysis Methodology –Complexity analysis of MPEG – 4 Visual – Analysis of Fast Motion Estimation Algorithms.		

<b>UNIT-V</b>	<b>VLSI ARCHITECTURES FOR VIDEO PROCESSING</b>	<b>9</b>
General design space evaluation – Design space motion estimation architectures – Motion estimation architectures for MPEG-4 – Design Trade offs – VLSI Implementation search engine I and Search engine II.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. Peter M. Kuhn, —Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation ", Springer ISBN 978-1-4419-5088-8, First Edition, 2010.</li> <li>2. Pieter Jonker, —Morphological Image Processing: Architecture and VLSI design, Springer. ISBN: 9020127667, First Edition, 1992.</li> <li>3. Rafael C. Gonzalez &amp; Richard E. Woods, —Digital Image Processing, Prentice Hall; Third edition, 2007.</li> <li>4. A.MuratTekalp, —Digital Video Processing, Pearson Education, Noida, First Edition, 2010.</li> </ol>

<b>16VL614</b>	<b>HARDWARE DESCRIPTION LANGUAGE</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>BASIC CONCEPTS OF HARDWARE DESCRIPTION LANGUAGE</b>	<b>9</b>
Comparison between HDL and High Level Language Hierarchy, Concurrency, Logic and Delay Modeling, Structural, Data flow, Behavioral Styles of Hardware Description, Architecture of event driven simulation.		

<b>UNIT-II</b>	<b>VHDL</b>	<b>9</b>
Data Types, Operators, Classes of Objects, entities and architectures , Attributes – concurrent statements- sequential statements- signals and variables- Behavior, dataflow and structural modeling- Configurations, functions- procedures- packages - test benches- Design Example		

<b>UNIT-III</b>	<b>VERILOG</b>	<b>9</b>
Signals, Identifier Names, Net and Variable Types, operators, Gate instantiations, Verilog module, concurrent and procedural statements, UDP, sub circuit parameters, function and task, - test benches- Design Examples.		

<b>UNIT-IV</b>	<b>TIMING ISSUES</b>	<b>9</b>
Modeling delay, Timing Modeling, Timing Assertion, Setup and hold times for clocked devices.		

<b>UNIT-V</b>	<b>SYSTEM MODELLING</b>	<b>9</b>
Processor model, RAM model, UART Model, Interrupt Controller		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. Bhasker J, "A VHDL Primer", Prentice Hall, 1999.[Unit I]</li> <li>2. Michael D Ciletti, "Advanced Digital Design with Verilog HDL", Pearson education,2005.[Unit III]</li> <li>3. Douglass Perry, "VHDL", Tata McGraw Hill, McGraw-Hill Professional, 4<sup>th</sup> Edition, May 2002.[Unit II]</li> <li>4. Volnei A Pedroni, "Circuit Design with VHDL", Prentice Hall, 2004.[Unit II]</li> <li>5. Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", Prentice Hall NJ, USA, 2003.[Unit III,IV]</li> <li>6. Neil Weste and Kamran Eshranghian "Principles of CMOS VLSI Design", Addison Wesley, 2000.[Unit V]</li> </ol>

<b>16VL615</b>	<b>DIGITAL VLSI DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>DEEP SUBMICRON DIGITAL IC DESIGN, TRANSISTORS AND DEVICES MOS AND BIPOLAR, FABRICATION, LAYOUT AND SIMULATION</b>	<b>9</b>
Review of Digital Logic Gate Design-digital IC design-computer Aided Design of digital circuits-The MOS Transistor-Bipolar Transistor and circuits-IC Fabrication technology Layout basics-modeling the MOS transistor for circuit simulation-SPICE MOS level1 device model-BSIM3 model-additional effects in MOS transistors-SOI technology.		

<b>UNIT-II</b>	<b>MOS INVERTER CIRCUITS, STATIC MOS GATE CIRCUITS</b>	<b>9</b>
Voltage transfer characteristics-noise margin definitions-resistive load inverter design NMOS transistors as load devices-CMOS inverter-pseudo-NMOS inverters-sizing inverters-		

tristate inverters-CMOS gate circuits-complex CMOS gates-XOR and XNOR gates-multiplexer circuits – Flip-flops and latches – D flip flops and latches – power dissipation in CMOS gates-power and delay trade-offs.

<b>UNIT-III</b>	<b>HIGH SPEED CMOS LOGIC DESIGN, TRANSFER GATE AND DYNAMIC LOGIC DESIGN</b>	<b>9</b>
Switching time analysis – detailed load capacitance calculation – improving delay calculation with input slope - gate sizing for optimal path delay – optimizing path with logical effort – basic concepts of transfer gate – CMOS transmission gate logic – dynamic D latches and D flip-flops – domino logic –voltage bootstrapping.		

<b>UNIT-IV</b>	<b>SEMICONDUCTOR MEMORY DESIGN, ADDITIONAL TOPICS IN MEMORY DESIGN,INTERCONNECT DESIGN</b>	<b>9</b>
Introduction-MOS decoders – static RAM cell design-SRAM column I/O circuitry – memory architecture content addressable memories-FPGA-dynamic Read-Write memories-Read Only memories-EPROMs and E2PROMs-flash memory-FRAMs interconnect RC delays-buffer insertion for very long wires-interconnect coupling capacitance-interconnect inductance-antenna effects.		

<b>UNIT-V</b>	<b>POWER GRID AND CLOCK DESIGN, LOW POWER CMOS LOGIC CIRCUITS, CHIP INPUT AND OUTPUT CIRCUITS, DESIGN FOR TESTABILITY</b>	<b>9</b>
Power distribution design-clocking and timing issues, phase-locked loops/delay-locked loops – low power design through voltage scaling – estimation and optimization of switching activity – reduction of switched capacitance – adiabatic logic circuits – ESD protection – input circuits – output circuits and L(di/dt) noise– on-chip clock generation and distribution – latch-ups and its prevention – fault types and models –controllability and observability – adhoc testable design techniques – scan based techniques – Built-In-Self Test(BIST) techniques – current monitoring IDDQ test.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
1. David A Hodges, Horace G Jackson, Resve A Saleh, “Analysis and design of Digital Integrated Circuits – in deep submicron technology”, Tata McGraw Hill, Edition-2005. [Unit I-V]
2. Sung-Mo Kang, Yusuf Leblebici, “CMOS Digital Integrated Circuits-analysis and design”, Tata McGraw Hill, Third edition-2003. [Unit I, V]
3. Uyemura, Chip design of Submicron VLSI: CMOS Layout and Simulation, Thomson Engineering, 2005. [Unit IV]

<b>16VL616</b>	<b>EMBEDDED SYSTEM DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>EMBEDDED ARCHITECTURE</b>	<b>9</b>
Embedded Computers, Characteristics of Embedded Computing Applications, Challenges in Embedded System Design, Embedded System Design Process - Requirements, Specification, Architectural Design, Designing Hardware and Software Components, System Integration.		

<b>UNIT-II</b>	<b>EMBEDDED PROCESSOR AND COMPUTING PLATFORM</b>	<b>9</b>
ARM Embedded Systems, ARM Processor Fundamentals –ARM organization and implementation –ARM CPU cores, ARM support for system development-ARM support for Operating Systems		

<b>UNIT-III</b>	<b>REAL-TIME OPERATING SYSTEM CONCEPTS</b>	<b>9</b>
Embedded and Real-Time Systems-Introduction to Real-Time Operating Systems-Brief history of operating systems-Defining an RTOS-The Scheduler-Objects-Services-Key Characteristics of an RTOS-System using RTOS-RTOS concepts and definitions-RTOS building blocks for system development		

<b>UNIT-IV</b>	<b>EMBEDDED SYSTEM DESIGN USING MSP430</b>	<b>9</b>
Introduction- Architecture: CPU and Memory-Hardware considerations- Instruction set-Flash memory-Functions, Interrupts and Low power modes-Timers-Analog input and output.		

<b>UNIT-V</b>	<b>EMBEDDED NETWORKS</b>	<b>9</b>
Distributed Embedded Architecture - Hardware and Software Architectures, Networks for embedded systems- I2C, CAN Bus, SHARC link ports, Ethernet, Myrinet, Internet. Design Example: Elevator Controller.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>Wayne Wolf, Computers as Components: Principles of Embedded Computing System Design, Morgan Kaufman Publishers, 2001. [Unit I, V]</li> <li>Steve Furber, "ARM System –On –Chip architecture" Addison Wesley, 2000. [Unit II]</li> <li>Andrew N. Sloss, "ARM System Developer's Guide: Designing and Optimizing System Software", by Elsevier 2004. [Unit II]</li> <li>Edward L. Lamie-Real-Time Embedded Multithreading: Using ThreadX® and ARM®, by CMP books, 2005. [Unit III]</li> <li>Chris Nagy "Embedded System Design using the TI MSP430 Series", by Elsevier 2003. [Unit IV]</li> </ol>

<b>16VL617</b>	<b>DESIGNING WITH CPLD &amp; FPGA</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>OVERVIEW OF VLSI DESIGN METHODOLOGY</b>	<b>9</b>
VLSI design process - Architectural design - Logical design - Physical design - Layout styles - Fullcustom, Semicustom approaches.		

<b>UNIT II</b>	<b>COMBINATIONAL CIRCUITS</b>	<b>9</b>
Shannon's expansion theorem - Design using Multiplexers, Decoders - Design of static hazard free and dynamic hazard free logic circuits		

<b>UNIT III</b>	<b>SEQUENTIAL CIRCUITS</b>	<b>9</b>
Mealy machine, Moore machine, Trivial / Reversible / Isomorphic sequential machines, State diagrams, State table minimization, Incompletely specified sequential machines, State assignments, Design of synchronous and asynchronous sequential logic circuits working in the fundamental mode and pulse mode, Essential hazards- Unger's theorem.		

<b>UNIT IV</b>	<b>PROGRAMMABLE LOGIC DEVICES</b>	<b>9</b>
Basic concepts, Programming technologies, Programmable Logic Element (PLE), Programmable Logic Array (PLA), Programmable Array Logic (PAL), Design of state machine using Algorithmic State Machines (ASM) chart as a design tool.		

<b>UNIT V</b>	<b>CPLDS AND FPGAS</b>	<b>9</b>
Architectures of CPLDs and FPGAs.- Design of combinational and sequential circuits using CPLDs and FPGAs- Design examples		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	Charles H Roth, “ Digital system Design with VHDL”, Thomson, 1998. [Unit II,III,IV]
2.	James E Palmer and David E Perlman, “Introduction to Digital Systems ”, Tata McGraw Hill, 1996. [Unit I]
3.	Robert Dueck, “Digital design with CPLD applications and VHDL”, Thomson, 2004. [Unit V]
4.	Bob Zeidman, “Designing with CPLDs and FPGAs”, CMP, 2002. [Unit I,V]
5.	Michael John Sebastian Smith, “Application Specific Integrated Circuits”, Addison-Wesley Professional, 1st Edition, 1997. [Unit I]

<b>16VL618</b>	<b>IP BASED VLSI DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>VLSI AND ITS FABRICATION</b>	<b>9</b>
Introduction, IC manufacturing, CMOS technology, IC design techniques, IP based design, Fabrication process-Transistors, Wires and Via, Fabrication Theory reliability, Layout Design and tools.		

<b>UNIT-II</b>	<b>COMBINATIONAL LOGIC NETWORKS</b>	<b>9</b>
Logic Gates: Combinational Logic Functions, Static Complementary Gates, Switch Logic, Alternate Gate circuits, Low power gates, Delay, Yield, Gates as IP, Combinational Logic Networks-Standard Cell based Layout, Combinational network delay, Logic and Interconnect design, Power optimization, Switch logic network, logic testing;		

<b>UNIT-III</b>	<b>SUBSYSTEM DESIGN</b>	<b>9</b>
Sequential Machine-Latch and Flip flop, System design and Clocking, Performance analysis, power optimization, Design validation and testing; Subsystem Design- Combinational Shifter, Arithmetic Circuits, High Density memory, Image Sensors, FPGA,PLA, Buses and NoC, Data paths, Subsystems as IP..		

<b>UNIT-IV</b>	<b>FLOOR PLANNING AND ARCHITECTURE DESIGN</b>	<b>9</b>
Floor planning-Floor planning methods, Global Interconnect, Floor plan design, Off-chip Connections Architecture Design- HDL, Register-Transfer Design, Pipelining, High Level Synthesis, Architecture for Low power, GALS systems, Architecture Testing, IP Components, Design Methodologies, Multiprocessor System-on-chip Design.		

<b>UNIT-V</b>	<b>DESIGN SECURITY</b>	<b>9</b>
IP in reuse based design, Constrained based IP protection, Protection of data and Privacy constrained based watermarking for VLSI IP based protection		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
1. Wayne wolf, “Modern VLSI Design:IP-based Design”, Pearson Education,2009.
2. Qu gang, “Intellectual Property Protection in VLSI Designs: Theory and Practice”, kluwer academic publishers,2003.

<b>16VL619</b>	<b>SYSTEM ON CHIP</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>INTRODUCTION TO PROCESSOR DESIGN</b>	<b>9</b>
Abstraction in hardware design- MUO – a simple processor – Processor Design trade off- Design for low power consumption. ARM ARCHITECTURE: Acorn RISC Machine – Architecture Inheritance – ARM Programming Model- ARM Development Tools – 3 and 5 Stage Pipeline ARM Organization - ARM Instruction Execution and Implementation – ARM Co-Processor Interface.		

<b>UNIT II</b>	<b>ARM ASESEMBLY LANGUAGE PROGRAMMING</b>	<b>9</b>
ARM Instruction Types – Data Transfer, Data Processing and Control Flow Instructions - ARM Instruction Set – Co-Processor Instructions.		

<b>UNIT III</b>	<b>ARCHITECTURAL SUPPORT FOR HIGH LEVEL LANGAUGE</b>	<b>9</b>
Data Types – Abstraction in software Design – Expressions – Loops – Functions and Procedures – Conditional Statements – Use of Memory. MEMORY HIERARCHY: Memory Size and Speed – On Chip Memory – Caches – Cache Design – an Example- Memory management.		

<b>UNIT IV</b>	<b>ARCHITECTURAL SUPPORT FOR SYSTEM DEVELOPMENT</b>	<b>9</b>
Advanced Microcontroller Bus Architecture – ARM Memory Interface – ARM Reference Peripheral Specification – Hardware System Prototyping Tools – Armulator – Debug Architecture.		

<b>UNIT V</b>	<b>ARCHITECTURAL SUPPORT FOR OPERTAING SYSTEM</b>	<b>9</b>
An Introduction to Operating Systems – ARM System Control Coprocessor- CP15 Protection Unit Registers – ARM Protection Unit – CP15 MMU Registers – ARM MMU Architecture – Synchronization –Context Switching Input and Output.		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	Steve Furber, “ARM System on Chip Architecture”, Addison- Wesley Professional, 2 <sup>nd</sup> Edition, Aug 2000. [Unit I,II,III,IV,V]
2.	Ricardo Reis “Design of System on a Chip: Devices and Components” Springer, 1 <sup>st</sup> Edition, July 2004.[Unit I]
3.	Jason Andrews “Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology)” Newnes, BK and CD-ROM (Aug 2004).[Unit II,III]
4.	Rashinkar P, Paterson and Singh L, “System on a Chip Verification – Methodologies and Techniques”, Kluwer Academic Publishers, 2001. [Unit IV]
5.	System on chip verification – Methodologies and Techniques – Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001 Kluwer Academic Publishers. [Unit IV]

<b>16VL620</b>	<b>DSP PROCESSOR ARCHITECTURE AND PROGRAMMING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>FUNDAMENTALS OF PROGRAMMABLE DSPs</b>	<b>9</b>
Multiplier and Multiplier accumulator – Modified Bus Structures and Memory access in PDSPs– Multiple access memory – Multi-port memory – VLIW architecture- Pipelining – Special Addressing modes in P-DSPs – On chip Peripherals.		

<b>UNIT II</b>	<b>TMS320C5X PROCESSOR</b>	<b>9</b>
Architecture – Assembly language syntax - Addressing modes – Assembly language Instructions - Pipeline structure, Operation – Block Diagram of DSP starter kit – Simple programs-Application Programs for processing real time signals.		

<b>UNIT III</b>	<b>TMS320C3X PROCESSOR</b>	<b>9</b>
Architecture – Data formats - Addressing modes – Groups of addressing modes- Instruction sets - Operation – Block Diagram of DSP starter kit – Application Programs for processing real time signals – Generating and finding the sum of series, Convolution of two sequences, Filter design		

<b>UNIT IV</b>	<b>ADSP PROCESSORS</b>	<b>9</b>
Architecture of ADSP-21XX and ADSP-210XX series of DSP processors- Addressing modes and assembly language instructions – Application programs –Filter design, FFT calculation.		

<b>UNIT V</b>	<b>ADVANCED PROCESSORS</b>	<b>9</b>
Architecture of TMS320C54X: Pipe line operation, Code Composer studio – Architecture of TMS320C6X - Architecture of Motorola DSP563XX – Comparison of the features of DSP family processors		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	B.Venkataramani and M.Bhaskar, “Digital Signal Processors – Architecture, Programming and Applications” – Tata McGraw – Hill Publishing Company Limited. New Delhi, 2003. [Unit I,II,III,IV]
2.	User guides Texas Instrumentation, Analog Devices, Motorola. [Unit IV]

<b>16VL621</b>	<b>RF VLSI DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>PERFORMANCE PARAMETERS OF RF CIRCUITS</b>	<b>9</b>
Gain Parameters, Non-linearity parameters, Noise figure, Phase Noise, Dynamic range, RF front end performance parameters, performance trade offs in an RF circuit.		

<b>UNIT-II</b>	<b>FILTER DESIGN</b>	<b>9</b>
Modern filter design, Frequency and impedance scaling, High Pass filter design, Band pass filter design, Band reject filter design, the effects of finite Q.		

<b>UNIT-III</b>	<b>HIGH FREQUENCY AMPLIFIER DESIGN</b>	<b>9</b>
Zeros as Bandwidth enhances, Shunt-series Amplifier, Bandwidth enhancement with frequency Doublers, Tuned amplifiers, Neutralization and unilateralization, cascaded Amplifiers, LNA Topologies.		

<b>UNIT-IV</b>	<b>MIXERS AND OSCILLATORS</b>	<b>9</b>
Mixer fundamentals, Non linear systems as Linear mixers, multiplier based mixers, Sub sampling mixers. Problems with purely linear oscillators, Tuned oscillator, Negative Resistance oscillators, frequency synthesis. .		

<b>UNIT-V</b>	<b>RF POWER AMPLIFIERS</b>	<b>9</b>
General considerations, Class A, AB, B & C Power amplifier, Class D, E & F amplifiers, modulation of power amplifiers, RF Power amplifier design examples.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. Aleksandar Tasic, Wouter.A.Serdijn, John.R.Long, “Adaptive Low Power Circuits for Wireless Communication (Analog Circuits and Signal Processing)”,Springer, 1<sup>st</sup> Edition, 2006.</li> <li>2. Chris Bowick, “RF Circuit design”, Newnes (An imprint of Elsevier Science), 1<sup>st</sup> Edition, 1997.</li> <li>3.Thomas.H. Lee, “The design of CMOS Radio-Frequency Integrated Circuits”, Cambridge University Press, 2ndEdition, 2004. John Wiley and Sons, 2001.</li> </ol>

<b>16VL622</b>	<b>VLSI FOR WIRELESS COMMUNICATION</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>WIRELESS COMMUNICATION BASICS</b>	<b>9</b>
<p>Digital communication systems- minimum bandwidth requirement, the Shanon limit- overview of modulation schemes- classical channel- wireless channel description- path loss- multipath fading- basics of spread spectrum and spread spectrum techniques- PN sequence.</p>		

<b>UNIT-II</b>	<b>TRANSCEIVER ARCHITECTURE</b>	<b>9</b>
<p>Transceiver design constraints- baseband subsystem design- RF subsystem design- Super heterodyne receiver and direct conversion receiver- Receiver front-end- filter design- non-idealities and design parameters- derivation of noise figure and IP3 of receiver front end.</p>		

<b>UNIT-III</b>	<b>LOW POWER DESIGN TECHNIQUES</b>	<b>9</b>
<p>Source of power dissipation- estimation of power dissipation- reducing power dissipation at device and circuit levels- low voltage and low power operation- reducing power dissipation at architecture and algorithm levels.</p>		

<b>UNIT-IV</b>	<b>WIRELESS CIRCUITS</b>	<b>9</b>
<p>VLSI Design of LNA-wideband and narrow band-impedance matching. Automatic Gain Control(AGC) amplifier-power amplifier- Active mixer- analysis, conversion gain, distortion analysis- low frequency and high frequency case, noise. Passive mixer- sampling mixer and switching mixer- analysis of distortion, conversion gain and noise in these mixers.</p>		

<b>UNIT-V</b>	<b>VLSI DESIGN OF SYNTHESIZERS</b>	<b>9</b>
<p>VLSI design of Frequency Synthesizers (FS) – Parameters of FS - PLL based frequency synthesizer, phase detector/charge pump- dividers- VCO- LC oscillators- ring oscillator- phase noise- loop filter-description, design approaches.</p>		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

**REFERENCES**

1. Bosco Leung, VLSI for Wireless Communication, Springer, 2011.
2. Elmad N Farag and Mohamed I Elmasry, Mixed Signal VLSI Wireless Design-Circuits and Systems, Kluwer Academic Publishers, 2002.

<b>16VL623</b>	<b>NANOTECHNOLOGY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>BASICS OF NANO ELECTRONICS</b>	<b>9</b>
Basics of nano electronics – capabilities of nano electronics – physical fundamentals of nano electronics – basics of information theory – the tools for micro and nano fabrication – basics of lithographic techniques for nano electronics		

<b>UNIT-II</b>	<b>QUANTUM ELECTRON DEVICES</b>	<b>9</b>
Quantum electron devices – from classical to quantum physics: upcoming electronic devices – electrons in mesoscopic structure – short channel MOS transistor – split gate transistor – Electron wave transistor – Electron spin transistor – quantum cellular automate – quantum dot array – Principles of Single Electron Transistor (SET) – SET circuit design – comparison between FET and SET circuit design.		

<b>UNIT-III</b>	<b>NANO ELECTRONICS WITH TUNNELING DEVICES AND SUPERCONDUCTING DEVICES</b>	<b>9</b>
Nanoelectronics with tunneling devices and superconducting devices – tunneling element technology - RTD: circuit design – Defect tolerant circuits - Molecular electronics – elementary circuits – flux quantum devices – application of Superconducting devices – Nanotubes based sensors, fluid flow, gas, temperature, Strain – oxide nanowire, gas sensing (ZnO, TiO, SnO, WO), LPG sensor (SnO powder)- Nano 2 2 3 2 designs and Nanocontacts - metallic nanostructures.		

<b>UNIT-IV</b>	<b>SURVEY ON NANOTECHNOLOGY</b>	<b>9</b>
A survey about the limits – Replacement Technologies – Energy and Heat dissipation – Parameter spread as Limiting Effect – Limits due to thermal particle motion – Reliability as limiting factor – Physical limits – Final objectives of integrated chip and systems.		

<b>UNIT-V</b>	<b>MEMORY DEVICES AND SENSORS</b>	<b>9</b>
Memory devices and sensors – Nano ferroelectrics – Ferroelectric random access memory – Fe-RAM circuit design – ferroelectric thin film properties and integration – calorimetric sensors – electrochemical cells – surface and bulk acoustic devices – gas sensitive FETs –		

resistive semiconductor gas sensors –electronic noses – identification of hazardous solvents and gases – semiconductor sensor array.

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<p>1.K.Goser, P.Glosekötter &amp; J.Dienstuhl, “Nanoelectronic and Nanosystems – From Transistors to Molecular Quantum Devices” Springer, 2004</p> <p>2.Rainer Waser, “Nanoelectronics and Information Technology: Advanced Electronic Materials, Novel and Devices” Wiley VCH, 2005.</p> <p>3.Mick Wilson, KamaliKannangara, Geoff smith, “Nanotechnology: Basic Science and Emerging Technologies”, Overseas press, 2005.</p> <p>4.W.R. Fahrner, “Nanotechnology and Nanoelectronics: Materials, Devices, Measurement Techniques”, Springer, 2010.</p> <p>5.Branda Paz, “A Handbook on Nanoelectronics”, Vedams books, 2008.</p>

<b>16VL624</b>	<b>SECURITY SOLUTIONS IN VLSI</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>BASIC CONCEPTS</b>	<b>9</b>
<p>Information system reviewed, LAN, MAN, WAN, Information flow, Security mechanism in OS, Targets: Hardware, Software, Data communication procedures. Threats to Security: Physical security, Biometric systems, monitoring controls, Data security, systems, security, Computer System security, communication security.</p>		

<b>UNIT-II</b>	<b>ENCRYPTION TECHNIQUES</b>	<b>9</b>
<p>Conventional techniques, Modern techniques, DES, DES chaining+, Triple DES, RSA algorithm, Key management. Message Authentication and Hash Algorithm: Authentication requirements and functions secure Hash Algorithm, NDS message digest algorithm, digital signatures, Directory authentication service</p>		

<b>UNIT-III</b>	<b>FIREWALLS AND CYBER LAWS</b>	<b>9</b>
<p>Firewalls, Design Principles, Trusted systems, IT act and cyber laws, Virtual private network.</p>		

<b>UNIT-IV</b>	<b>FUTURE THREATS TO NETWORK</b>	<b>9</b>
<p>Recent attacks on networks, VLSI Based Case study</p>		

<b>UNIT-V</b>	<b>CRYPTO CHIP DESIGN</b>	<b>9</b>
VLSI Implementation of AES algorithm. Implementation of DES, IDEA AES algorithm, Development of digital signature chip using RSA algorithm.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
1. William Stalling “Cryptography and Network Security” Pearson Education, 2005 2. Charels P. Pflieger “Security in Computing” Prentice Hall, 2006 3. Jeff Crume “Inside Internet Security” Addison Wesley, 2000.

<b>16VL625</b>	<b>ASIC AND FPGA DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>INTRODUCTION TO ASICS, CMOS LOGIC, ASIC LIBRARY DESIGN</b>	<b>9</b>
Types of ASICs - Design flow – CMOS transistors- CMOS Design rules –Combinational logic Cell Sequential logic cell - Transistor as Resistors - Transistor parasitic capacitance – Logical effort - Library cell design – Library architecture		

<b>UNIT-II</b>	<b>PROGRAMMABLE ASICS, PROGRAMMABLE ASIC LOGIC CELLS AND PROGRAMMABLE ASIC I/O CELLS</b>	<b>9</b>
Anti fuse - Static RAM - EPROM and EEPROM technology - PREP benchmarks - Actel ACT - Xilinx LCA –Altera FLEX - Altera MAX DC & AC inputs and outputs - Xilinx I/O blocks.		

<b>UNIT-III</b>	<b>PROGRAMMABLE ASIC INTERCONNECT, PROGRAMMABLE ASIC DESIGN SOFTWARE AND LOW LEVEL DESIGN ENTRY</b>	<b>9</b>
Actel ACT -Xilinx LCA - Xilinx EPLD - Altera MAX 5000 and 7000 - Altera MAX 9000 - Altera FLEX –Design systems - Logic Synthesis - Half gate ASIC -Low level design language - PLA tools EDIF- CFI design representation.		

<b>UNIT-IV</b>	<b>SILICON ON CHIP DESIGN</b>	<b>9</b>
Voice over IP SOC - Intellectual Property – SOC Design challenges- Methodology and		

design- FPGA to ASIC conversion – Design for integration-SOC verification -Set top box SO.

<b>UNIT-V</b>	<b>PHYSICAL AND LOW POWER DESIGN</b>	<b>9</b>
Over view of physical design flow- tips and guideline for physical design- modern physical design techniques- power dissipation-low power design techniques and methodologies-low power design tools- tips and guideline for low power design.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. M.J.S. Smith, Application Specific Integrated Circuits, Pearson Education, 2008.</li> <li>2. Farzad Nekoogar and Faranak Nekoogar, From ASICs to SOCs: A Practical Approach, Prentice Hall PTR, 2003.</li> <li>3. Wayne Wolf, FPGA-Based System Design, Prentice Hall PTR, 2009.</li> <li>4. Rajsuman, System-on-a-Chip Design and Test, Santa Clara, CA: Artech House Publishers, 2000.</li> <li>5. F.Nekoogar, Timing Verification of Application-Specific Integrated Circuits (ASICs), Prentice Hall PTR, 1999.</li> </ol>

<b>16VL626</b>	<b>SIGNAL INTEGRITY FOR HIGH SPEED DEVICES</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>FUNDAMENTALS</b>	<b>9</b>
The importance of signal integrity-new realm of bus design-Electromagnetic fundamentals for signal integrity-max well equations common vector operators-wave propagations-Electro statics- magneto statics-Power flow and the poynting vector-Reflections of electromagnetic waves		

<b>UNIT-II</b>	<b>CROSS TALK</b>	<b>9</b>
Introduction -mutual inductance and capacitance-coupled wave equation-coupled line analysis modal analysis-cross talk minimization signal propagation in unbounded conductive media-classic conductor model for transmission model		

<b>UNIT-III</b>	<b>DI-ELECTRIC MATERIALS</b>	<b>9</b>
Polarization of Dielectric-Classification of Di electric material-frequency dependent di electric material- Classification of Di electric material fiber-Weave effect-Environmental variation in dielectric behavior Transmission line parameters for loosy dielectric and realistic conductors		

<b>UNIT-IV</b>	<b>DIFFERENTIAL SIGNALING</b>	<b>9</b>
Removal of common mode noise-Differential Cross talk-Virtual reference plane-propagation of model voltages common terminology-drawbacks of Differential signaling.		

<b>UNIT-V</b>	<b>PHYSICAL TRANSMISSION LINE MODEL</b>	<b>9</b>
Introduction- non ideal return paths-Vias-IO design consideration-Push-pull transmitter-CMOS receivers-ESSD protection circuits-On chip Termination		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. Advanced Signal Integrity for High-Speed Digital Designs By Stephen H. Hall, Howard L. Heck</li> <li>2. Signal and power integrity in digital systems: TTL, CMOS, and BiCMOS by James Edgar Buchanan</li> </ol>

<b>16VL710</b>	<b>VLSI TECHNOLOGY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>CRYSTAL GROWTH, WAFER PREPARATION, EPITAXY AND OXIDATION</b>	<b>9</b>
<p>Electronic Grade Silicon, Czochralski crystal growing, Silicon Shaping, processing consideration, Vapor phase Epitaxy, Molecular Beam Epitaxy, Silicon on Insulators, Epitaxial Evaluation, Growth Mechanism and kinetics, Thin Oxides, Oxidation Techniques and Systems, Oxide properties, Redistribution of Dopants at interface, Oxidation of Poly Silicon, Oxidation induced Defects.</p>		

<b>UNIT II</b>	<b>LITHOGRAPHY AND RELATIVE PLASMA ETCHING</b>	<b>9</b>
<p>Optical Lithography, Electron Lithography, X-Ray Lithography, Ion Lithography, Plasma properties, Feature Size control and Anisotropic Etch mechanism, relative Plasma Etching techniques and Equipments</p>		

<b>UNIT III</b>	<b>DEPOSITION, DIFFUSION, ION IMPLEMENTATION AND METALISATION</b>	<b>9</b>
<p>Deposition process, Polysilicon, plasma assisted Deposition, Models of Diffusion in Solids, Flick's one dimensional Diffusion Equation – Atomic Diffusion Mechanism – Measurement techniques - Range theory- Implant equipment. Annealing Shallow junction – High energy implantation – Physical vapour deposition – Patterning.</p>		

<b>UNIT IV</b>	<b>PROCESS SIMULATION AND VLSI PROCESS INTEGRATION</b>	<b>9</b>
<p>Ion implantation – Diffusion and oxidation – Epitaxy – Lithography – Etching and Deposition- NMOS IC Technology – CMOS IC Technology – MOS Memory IC technology - Bipolar IC Technology – IC Fabrication.</p>		

<b>UNIT V</b>	<b>ASSEMBLY TECHNIQUES AND PACKAGING OF VLSI DEVICES</b>	<b>9</b>
<p>Analytical Beams – Beams Specimen interactions - Chemical methods – Package types – packaging design consideration – VLSI assembly technology – Package fabrication technology</p>		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	S.M.Sze, "VLSI Technology", Mc.Graw.Hill Second Edition. 2002. [Unit I,II,III,IV,V ]

2.	Douglas A. Pucknell and Kamran Eshraghian, “Basic VLSI Design”, Prentice Hall India. 2003. [ Unit IV ]
3.	Amar Mukherjee, “Introduction to NMOS and CMOS VLSI System design”, Prentice Hall India.2000. [ Unit IV ]
4.	Wayne Wolf,”Modern VLSI Design”, Prentice Hall India.1998. [Unit IV ]
5.	Essentials of VLSI circuits and Systems, K.Eshraghian ,Eshraghian.D, A.Pucknell, 2005, PHI [Unit IV ]

<b>16VL711</b>	<b>PHYSICAL DESIGN OF VLSI CIRCUITS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>INTRODUCTION TO VLSI TECHNOLOGY</b>	<b>9</b>
Layout Rules-Circuit abstraction Cell generation using programmable logic array transistor chaining, Wein Berger arrays and gate matrices-layout of standard cells gate arrays and sea of gates, field programmable gate array(FPGA)-layout methodologies- Packaging-Computational Complexity-Algorithmic Paradigms		

<b>UNIT II</b>	<b>PLACEMENT USING TOP-DOWN APPROACH</b>	<b>9</b>
Partitioning: Approximation of Hyper Graphs with Graphs, Kernighan-Lin Heuristic- Ratio cut- partition with capacity and i/o constraints. Floor planning: Rectangular dual floor planning- hierarchical approach- simulated annealing- Floor plan sizing. Placement: Cost function- force directed method- placement by simulated annealing- partitioning placement- module placement on a resistive network – regular placement- linear placement.		

<b>UNIT III</b>	<b>ROUTING USING TOP DOWN APPROACH</b>	<b>9</b>
Fundamentals: Maze Running- line searching- Steiner trees Global Routing: Sequential Approaches- hierarchical approaches- multi commodity flow based techniques- Randomized Routing- One Step approach- Integer Linear Programming .Detailed Routing: Channel Routing- Switch box routing. Routing in FPGA: Array based FPGA- Row based FPGAs .		

<b>UNIT IV</b>	<b>PERFORMANCE ISSUES IN CIRCUIT LAYOUT</b>	<b>9</b>
Delay Models: Gate Delay Models- Models for interconnected Delay- Delay in RC trees. Timing – Driven Placement: Zero Stack Algorithm- Weight based placement- Linear Programming Approach Timing Driving Routing: Delay Minimization- Click Skew Problem- Buffered Clock Trees. Minimization: constrained via Minimization- unconstrained via Minimization- Other issues in minimization.		

<b>UNIT V</b>	<b>SINGLE LAYER ROUTING CELL GENERATION AND COMPACTION</b>	<b>9</b>
Planar subset problem(PSP)- Single Layer Global Routing- Single Layer detailed Routing- Wire length and bend minimization technique – Over The Cell (OTC) Routing- Multiple chip modules(MCM)- Programmable Logic Arrays- Transistor chaining- Wein Burger Arrays- Gate matrix layout- 1D compaction- 2D compaction.		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	Sarafzadeh, C.K. Wong, “An Introduction to VLSI Physical Design”, McGraw Hill International Edition 1995.[Unit I,IV,V]
2.	Preas M. Lorenzatti, “ Physical Design and Automation of VLSI systems”, The Benjamin Cummins Publishers, 1998. [Unit II,III]
3.	Wayne Wolf, “Modern VLSI Design System – On-chip Design”, Pearson Education First Indian Reprint 2002.[Unit II,III]

<b>16VL712</b>	<b>ANALYSIS AND DESIGN OF ANALOG INTEGRATED</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>CIRCUITS</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>SINGLE STAGE AMPLIFIERS</b>	<b>9</b>
Common source stage- Source follower- Common gate stage-Cascode stage- Single ended and differential operation- Basic differential pair -Differential pair with MOS loads.		

<b>UNIT-II</b>	<b>BIASING CIRCUITS</b>	<b>9</b>
Basic current mirrors, cascode current mirrors, active current mirrors voltage references, supply independent biasing- temperature independent references-PTAT current generation- Constant-Gm Biasing.		

<b>UNIT-III</b>	<b>FREQUENCY RESPONSE AND NOISE ANALYSIS</b>	<b>9</b>
Miller effect, Association of poles with nodes-frequency response of common source stage- Source followers-Common gate stage, Cascode stage, Differential pair-Statistical characteristics of noise-, noise in single stage amplifiers, noise in differential amplifiers.		

<b>UNIT-IV</b>	<b>OPERATIONAL AMPLIFIERS</b>	<b>9</b>
Concept of negative feedback- Effect of loading in feedback networks operational amplifier performance parameters, One-stage Op Amps, Two-stage Op Amps- Input range limitations- Gain boosting- slew rate power supply rejection- noise in Op Amps.		

<b>UNIT-V</b>	<b>STABILITY AND FREQUENCY COMPENSATION</b>	<b>9</b>
General considerations- Multipole systems - Phase Margin - Frequency Compensation- Compensation of two stage Op Amps- Slewing in two stage Op Amps- Other compensation techniques.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. BehzadRazavi, —Design of Analog CMOS Integrated Circuits, Tata McGraw Hill, 2001</li> <li>2. Willey M.C. Sansen, —Analog design essentials, Springer, 2006.</li> <li>3. Grebene, —Bipolar and MOS Analog Integrated circuit design, John Wiley &amp; sons, Inc., 2003.</li> <li>4. Phillip E.Allen, DouglasR.Holberg, —CMOS Analog Circuit Design, Second Edition, Oxford University Press, 2002</li> <li>5. A. Johns and Kenneth W. Martin, Tony Chan Carusone, David, Analog Integrated Circuit Design Wiley 2011</li> </ol>

<b>16VL713</b>	<b>CMOS MIXED SIGNAL CIRCUIT DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>VLSI AND ITS ALLIED FIELD</b>	<b>9</b>
Introduction to Active Filters (PLL) & Switched capacitor filters Active RC Filters for monolithic filter design: First & Second order filter realizations - universal active filter (KHN) - self tuned filter - programmable filters - Switched capacitor filters: Switched capacitor resistors - amplifiers – comparators - sample & hold circuits – Integrator- Biquad.		

<b>UNIT-II</b>	<b>CONTINUOUS TIME FILTERS&amp; DIGITAL FILTERS</b>	<b>9</b>
Introduction to Gm - C filters - bipolar transconductors - CMOS Transconductors using Triode transistors, active transistors – BiCMOS transconductors – MOSFET C Filters - Tuning Circuitry - Dynamic range performance - Digital Filters: Sampling – decimation – interpolation - implementation of FIR and IIR filters.		

<b>UNIT-III</b>	<b>DIGITAL TO ANALOG &amp; ANALOG TO DIGITAL CONVERTERS</b>	<b>9</b>
Non-idealities in the DAC - Types of DAC's: Current switched, Resistive, Charge redistribution (capacitive), Hybrid, segmented DAC's - Techniques for improving linearity - Analog to Digital Converters: quantization errors - non-idealities - types of ADC's: Flash, two step, pipelined, successive approximation, folding ADC's. Sigma Delta Converters: Over sampled converters - over sampling without noise & with noise - implementation imperfections - first order modulator - decimation filters - second order modulator - sigma delta DAC & ADC's.		

<b>UNIT-IV</b>	<b>ANALOG AND MIXED SIGNAL EXTENSIONS TO VHDL</b>	<b>9</b>
Introduction - Language design objectives - Theory of differential algebraic equations - the 1076 .1 Language - Tolerance groups - Conservative systems - Time and the simulation cycle - A/D and D/A Interaction - Quiescent Point - Frequency domain modeling and examples.		

<b>UNIT-V</b>	<b>ANALOG EXTENSIONS TO VERILOG</b>	<b>9</b>
Introduction –data types –Expressions-Signals-Analog Behavior-Hierarchical structures-Mixed Signal Interaction. Introduction - Equation construction - solution - waveform Filter functions - simulator - Control Analysis - Multi -disciplinary model.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

<b>REFERENCES</b>
<ol style="list-style-type: none"> <li>1. David A. Johns, Ken Martin, “Analog Integrated Circuit Design” John Wiley &amp; Sons, 2002.</li> <li>2. Rudy van de Plassche “Integrated Analog-to-Digital and Digital-to-Analog Converters“, Kluwer 1999.</li> <li>3. Antoniou, “Digital Filters Analysis and Design” Tata McGraw Hill, 1998.</li> <li>4. Phillip Allen and Douglas Holmberg "CMOS Analog Circuit Design" Oxford University. Press, 2000.</li> <li>5. BenhardRazavi, “Data Converters”, Kluwer Publishers, 1999.</li> </ol>

<b>16VL714</b>	<b>POWER EFFICIENT VLSI DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>POWER DISSIPATION IN CMOS</b>	<b>9</b>
Sources of power Dissipation–Physics of power dissipation in MOSFET devices, Power dissipation in CMOS, Low power VLSI design limits.		

<b>UNIT II</b>	<b>LOW POWER ADDERS AND MULTIPLIERS</b>	<b>9</b>
Standard adder cells, CMOS adder architectures, BiCMOS adder, overview and types of Multipliers- Braun Multiplier, Baugh – Wooley Multiplier, Wallace Tree Multiplier, Booth Multiplier		

<b>UNIT III</b>	<b>SYNTHESIS FOR LOW POWER</b>	<b>9</b>
Behavioral level transforms-Algorithm using First –Order, second, M <sup>th</sup> Order Differences- Parallel Implementation Pipelined Implementation- Logic level optimization– Technology dependent and Independent– -Circuit level- Static, Dynamic, PTL,DCVSL,PPL		

<b>UNIT IV</b>	<b>LOW POWER STATIC RAM ARCHITECTURES</b>	<b>9</b>
Organization of a static RAM, MOS static RAM memory cell, Banked organization of SRAMs, Reducing voltage swings on bit lines, Reducing power in the write driver circuits, Reducing power in sense amplifier circuits.		

<b>UNIT V</b>	<b>LOW ENERGY COMPUTING USING ENERGY RECOVERY TECHNIQUES</b>	<b>9</b>
Energy dissipation in transistor channel using an RC model, Energy recovery circuit design, Designs with partially reversible logic, Supply clock generation.		

<b>L: 45 T:0</b>	<b>TOTAL : 45 PERIODS</b>
------------------	---------------------------

<b>REFERENCES</b>	
1.	K.Roy and S.C. Prasad, Low Power CMOS VLSI Circuit Design, Wiley, 2000.
2.	K.S. Yeo and K.Roy, Low-Voltage, Low-Power VLSI Subsystems, Tata McGraw-Hill, 2004.
3.	Dimitrios Soudris, Christian Pignet and Costas Goutis, Designing CMOS Circuits for Low Power, Kluwer, 2009.
4.	James B. Kuo and Shin – Chia Lin, Low voltage SOI CMOS VLSI Devices and Circuits, John Wiley and Sons, 2001.
5.	J.B Kuo and J.H Lou, Low voltage CMOS VLSI Circuits, Wiley, 1999.

**OPEN ELECTIVE OFFERED TO OTHER PG PROGRAMMES**

<b>16VL001</b>	<b>MEMS AND ITS APPLICATIONS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>MEMS AND MICROSYSTEMS</b>	<b>9</b>
<p>MEMS and Microsystems products, evaluation of micro fabrication, micro-systems and microelectronics, applications of Microsystems, working principles of Microsystems, micro-sensors, micro-actuators, MEMS and micro-actuators, micro-accelerometers. Scaling Laws In Miniaturization: Introduction, scaling in geometry, scaling in rigid body dynamics, the trimmer force scaling vector, scaling in electrostatic forces.</p>		

<b>UNIT-II</b>	<b>MATERIALS FOR MEMS AND MICROSYSTEMS</b>	<b>9</b>
<p>Substrates and wafers, silicon as a substrate material, ideal substrates for MEMS, single crystal silicon and wafers crystal structure, mechanical properties of Si, silicon compounds, SiO<sub>2</sub>, SiC, Si<sub>3</sub>N<sub>4</sub>. And polycrystalline Silicon, silicon piezo resistors, gallium arsenide, quartz, piezoelectric crystals, polymers for MEMS, conductive polymers.</p>		

<b>UNIT-III</b>	<b>ENGINEERING MECHANICS FOR MICROSYSTEMS DESIGN</b>	<b>9</b>
<p>Introduction, static bending of thin plates, circular plates with edge fixed rectangular plate with all edges fixed and square plates with all edges fixed. Mechanical vibration, resonant vibration, micro accelerometers, design theory d damping coefficients. Thermo mechanics, thermal stresses. Fracture mechanics, stress intensity factors, fracture toughness and interfacial fracture machine.</p>		

<b>UNIT-IV</b>	<b>BASICS OF FLUID MECHANICS IN MACRO AND MESO SCALES</b>	<b>9</b>
<p>Viscosity of fluids, flow patterns Reynolds number. Basic equation in continuum fluid dynamics, laminar fluid flow in circular conduits, computational fluid dynamics, and incompressible fluid flow in micro conducts surface tension, capillary effect and micro pumping. Fluid flow in sub micrometer and nanoscale, rare field gas, kundsens and Mach number and modeling of micro gas flow, heat conduction in multilayered thin films.</p>		

<b>UNIT-V</b>	<b>MICROSYSTEM FABRICATION PROCESS</b>	<b>9</b>
Photolithography, photo resist and applications, light sources. Ion implantation, diffusion process, oxidation, thermal oxidation, silicon diode, thermal oxidation rates, Oxide thickness by colour. Chemical vapour deposition, principle, reactants in CVD, enhanced CVD physical vapour defusing, sputtering, deposition by epitaxial etching, chemical and plasma etching.		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL:45 PERIODS</b>
-------------	------------	-------------------------

<b>REFERENCES</b>	
1.	Tai-Ran Hus, MEMS and Microsystems Design and Manufacture, Tata McGraw-Hill, 2001.
2.	John A Pelesko, Modeling MEMs and NEMS, CRC Press, 2002.
3.	Chang Liu, Foundation of MEMS, Pearson Edition, 2005
4.	Stephen Beeby, Graham Ensell, MEMS, Mechanical Sensors, Artech House Publishers, 2004.
5.	Wanjun Wang, Steven A. Soper, Bio-MEMS Technologies and Applications, CRC Press, 2007.

<b>16VL002</b>	<b>BLUETOOTH TECHNOLOGY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>THE BLUETOOTH MODULE</b>	<b>9</b>
Introduction-overview - the Bluetooth module-antennas-baseband-introduction-Bluetooth device address – masters, slaves, and Pico nets-system timing-physical links-Bluetooth packet structure-logical channels frequency hopping.		

<b>UNIT-II</b>	<b>THE LINK CONTROLLER</b>	<b>9</b>
The link controller-link control protocol-link controller operation-Pico net, scatter net operation master/slave role switching-base band/link controller architectural overview -link manager-the host controller interface.		

<b>UNIT-III</b>	<b>THE BLUE TOOTH HOST</b>	<b>9</b>
<p>The blue tooth host-logical link control and adaptation protocol –RFCOMM- the service discovery protocol –the wireless access protocol-OBEX and IrDA-telephony control protocol.</p>		

<b>UNIT-IV</b>	<b>CROSS LAYER FUNCTIONS</b>	<b>9</b>
<p>Cross layer functions-Encryption and security-low power operations-controlling low power modes-hold mode sniff mode-park mode-quality of service-managing Bluetooth devices.</p>		

<b>UNIT-V</b>	<b>TEST AND QUALIFICATION</b>	<b>9</b>
<p>Test and qualification- test mode-qualification and type approval-implementation – related standards and technologies.</p>		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL:45 PERIODS</b>
-------------	------------	-------------------------

<b>REFERENCES</b>
<p>1.Jennifer Bray, Brain Senese, Gordon McNutt, Bill Munday, “ Bluetooth Application Developer’s Guide”, Syngress Media, 2001.</p> <p>2.Micheal Mille,” Discovering Bluetooth”.</p> <p>3.C S R Prabhu, P A Reddi, “ Bluetooth Technology and its applications with JAVA and J2ME”, PHI ,2006</p>

<b>16VL003</b>	<b>MULTICORE PROCESSOR AND SYSTEMS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT-I</b>	<b>MULTIPROCESSORS AND SCALABILITY ISSUES</b>	<b>9</b>
Scalable design principles – Principles of processor design – Instruction Level Parallelism, Thread level parallelism - Parallel computer models –Symmetric and distributed shared memory architectures – Performance Issues – Multi-core Architectures - Software and hardware multithreading – SMT and CMP architectures – Design issues – Case studies – Intel Multi-core architecture – SUN CMP architecture.		

<b>UNIT-II</b>	<b>MULTICORE SYSTEMS ON-CHIP</b>	<b>9</b>
MCSoc Design Problems – SoC typical architecture- Multicore architecture Platform – Application specific MCSoc design method, Queue Core architecture: synthesis and evaluation, Network-on-Chip –Router Architecture, Topology, Routing		

<b>UNIT-III</b>	<b>LOW POWER AND RECONFIGURABLE CORES</b>	<b>9</b>
Low Power Embedded QC2 Core - Architecture, Synthesis, Design Approach, Reconfigurable Multicore – Performance, Power Aware technological level optimizations - Power Aware system design optimizations - Hardware Adaptation, Software Adaptation, Future Directions		

<b>UNIT-IV</b>	<b>PARALLEL PROGRAMMING</b>	<b>9</b>
Fundamental concepts – Designing for threads – Scheduling -Threading and parallel programming constructs – Synchronization –Critical sections – Deadlock. Threading APIs		

<b>UNIT-V</b>	<b>MULTITHREADED APPLICATION DEVELOPMENT</b>	<b>9</b>
Multithreaded Applications – Algorithms – Dynamic Multithreading -Analysis of Multithreaded Algorithms, Parallel Loops, Race Condition -Performance measures - Program development and performance tuning		

<b>L:45</b>	<b>T:0</b>	<b>TOTAL: 45 PERIODS</b>
-------------	------------	--------------------------

**REFERENCES**

1. Shameem Akhter and Jason Roberts, Multi-core Programming, Intel Press, First Edition, 2006.
2. Ben Abadallah Abderazek, Multicore Systems On-Chip : Practical Software Hardware Design, Atlantis Press, Second Edition, 2010
3. Michael J Quinn, Parallel programming in C with MPI and Open MP, Tata McGraw Hill, First Edition, 2003.
4. John L. Hennessy and David A. Patterson, Computer architecture, A quantitative approach, Morgan Kaufmann Elsevier Publishers, Fourth Edition, 2007.
5. David E. Culler and Jaswinder Pal Singh, Parallel computing architecture: A hardware software approach, Morgan Kaufmann/Elsevier Publishers, First Edition, 1999

<b>16VL004</b>	<b>VLSI DESIGN TECHNIQUES</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>

<b>UNIT I</b>	<b>MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY</b>	<b>9</b>
NMOS and PMOS transistors, Threshold voltage- Body effect- Design equations- Second order effects. Basic CMOS technology		

<b>UNIT II</b>	<b>INVERTERS CIRCUIT ANALYSIS</b>	<b>9</b>
NMOS Inverters, Stick diagram, Inverter ratio, DC characteristics, Transient characteristics , Switching times, Super buffers, Driving large capacitance loads.		

<b>UNIT III</b>	<b>CMOS LOGIC GATES</b>	<b>9</b>
CMOS Inverters, CMOS logic structures, Transmission gates, Static CMOS design, dynamic CMOS design.		

<b>UNIT IV</b>	<b>CIRCUIT CHARACTERISATION AND PERFORMANCE ESTIMATION</b>	<b>9</b>
Resistance estimation, Capacitance estimation, Inductance, switching characteristics, transistor sizing, power dissipation, Charge sharing.		

--

<b>UNIT V</b>	<b>VLSI SYSTEM COMPONENTS CIRCUITS AND SYSTEM LEVEL PHYSICAL DESIGN</b>	<b>9</b>
<p>Multiplexers, Decoders, comparators, priority encoders, Shift registers. Arithmetic circuits– Ripple carry adders, Carry look ahead adders, Multipliers, Physical design – Delay modeling, floor planning.</p>		
<b>L: 45 T:0 TOTAL: 45 PERIODS</b>		

<b>REFERENCES</b>	
1.	John P.Uyemura “Introduction to VLSI Circuits and Systems”, John Wiley & Sons, Inc., 2002. [Unit II,III ]
2.	Pucknell, “Basic VLSI Design”, Prentice Hall of India Publication, 2002.[Unit I,II,III ]
3.	Neil H.E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design, Pearson Education ASIA, 2nd edition, 2002.[Unit I,II ]
4.	Stephen Brown,Zvonko Vranesic, ”Fundamentals of Digital Logic Design With VHDL”,Second Edition 2007.[Unit IV ]
5.	Kamran,Eshraghian,Douglas.A.Pucknell,SholehEshkaghien, ”Essentials of VLSI Circuits and Systems”,PHI Publications,2005.[Unit IV,V ]